mirror of
https://github.com/archlinuxarm/PKGBUILDs.git
synced 2024-09-19 22:08:32 +00:00
29 lines
945 B
Diff
29 lines
945 B
Diff
From ded8202977a9cc6a80c561a6090cb451108f384b Mon Sep 17 00:00:00 2001
|
|
From: Fabio Estevam <fabio.estevam@freescale.com>
|
|
Date: Fri, 3 May 2013 04:37:10 +0000
|
|
Subject: [PATCH 06/15] mxs: spl_mem_init: Fix comment about start bit
|
|
|
|
Start bit is part of HW_DRAM_CTL8 register, so fix the comment.
|
|
|
|
Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
|
|
---
|
|
arch/arm/cpu/arm926ejs/mxs/spl_mem_init.c | 2 +-
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
|
|
|
diff --git a/arch/arm/cpu/arm926ejs/mxs/spl_mem_init.c b/arch/arm/cpu/arm926ejs/mxs/spl_mem_init.c
|
|
index 4950490..300da0a 100644
|
|
--- a/arch/arm/cpu/arm926ejs/mxs/spl_mem_init.c
|
|
+++ b/arch/arm/cpu/arm926ejs/mxs/spl_mem_init.c
|
|
@@ -267,7 +267,7 @@ static void mx23_mem_init(void)
|
|
|
|
initialize_dram_values();
|
|
|
|
- /* Set START bit in DRAM_CTL16 */
|
|
+ /* Set START bit in DRAM_CTL8 */
|
|
setbits_le32(MXS_DRAM_BASE + 0x20, 1 << 16);
|
|
|
|
clrbits_le32(MXS_DRAM_BASE + 0x40, 1 << 17);
|
|
--
|
|
1.8.2.2
|
|
|