mirror of
https://github.com/wvdv2002/SMA-SB2500-Off-Grid.git
synced 2025-03-03 19:03:33 +00:00
First LTSpice simulation
This commit is contained in:
parent
1dc928544b
commit
1a01b95f73
1 changed files with 116 additions and 0 deletions
116
simulations/SB2500.asc
Normal file
116
simulations/SB2500.asc
Normal file
|
@ -0,0 +1,116 @@
|
|||
Version 4
|
||||
SHEET 1 880 680
|
||||
WIRE -1184 -128 -1184 -144
|
||||
WIRE -912 -128 -912 -144
|
||||
WIRE -1584 -48 -1584 -128
|
||||
WIRE -2064 -32 -2064 -48
|
||||
WIRE -2272 16 -2272 -32
|
||||
WIRE -2064 16 -2064 -32
|
||||
WIRE -1184 16 -1184 -48
|
||||
WIRE -1120 16 -1184 16
|
||||
WIRE -912 16 -912 -48
|
||||
WIRE -912 16 -960 16
|
||||
WIRE -1184 64 -1184 16
|
||||
WIRE -912 64 -912 16
|
||||
WIRE -2272 96 -2272 80
|
||||
WIRE -368 96 -368 80
|
||||
WIRE -224 96 -368 96
|
||||
WIRE -32 96 -176 96
|
||||
WIRE 96 96 -32 96
|
||||
WIRE -368 112 -368 96
|
||||
WIRE -224 112 -224 96
|
||||
WIRE -176 112 -176 96
|
||||
WIRE -32 112 -32 96
|
||||
WIRE 96 112 96 96
|
||||
WIRE -2064 128 -2064 96
|
||||
WIRE -2272 144 -2272 96
|
||||
WIRE -1184 176 -1184 144
|
||||
WIRE -912 176 -912 144
|
||||
WIRE -1184 192 -1184 176
|
||||
WIRE -368 208 -368 176
|
||||
WIRE -224 208 -224 192
|
||||
WIRE -224 208 -368 208
|
||||
WIRE -176 208 -176 192
|
||||
WIRE -32 208 -32 176
|
||||
WIRE 96 208 96 192
|
||||
WIRE 96 208 -32 208
|
||||
WIRE -368 240 -368 208
|
||||
FLAG -176 208 0
|
||||
FLAG -32 208 0
|
||||
FLAG -368 0 Vh
|
||||
FLAG -1584 32 0
|
||||
FLAG -1184 176 0
|
||||
FLAG -912 176 0
|
||||
FLAG -1584 -128 Vbus
|
||||
FLAG -1184 -144 Vbus
|
||||
FLAG -912 -144 Vbus
|
||||
FLAG -1120 16 Vh
|
||||
FLAG -960 16 Vl
|
||||
FLAG -2064 128 0
|
||||
FLAG -2064 -32 Vtria
|
||||
FLAG -2272 144 0
|
||||
FLAG -2272 -32 Vref
|
||||
FLAG -1232 -64 Vref
|
||||
FLAG -1232 80 Vref
|
||||
FLAG -960 -64 Vtria
|
||||
FLAG -960 80 Vtria
|
||||
FLAG -960 -112 Vref
|
||||
FLAG -960 128 Vref
|
||||
FLAG -368 240 Vl
|
||||
FLAG -1232 -112 Vtria
|
||||
FLAG -1232 128 Vtria
|
||||
SYMBOL ind2 -240 208 M180
|
||||
WINDOW 0 -7 76 Right 2
|
||||
WINDOW 3 -7 42 Right 2
|
||||
SYMATTR InstName L1
|
||||
SYMATTR Value 10m
|
||||
SYMATTR Type ind
|
||||
SYMATTR SpiceLine Rser=0.01
|
||||
SYMBOL ind2 -192 208 M180
|
||||
WINDOW 0 36 80 Left 2
|
||||
WINDOW 3 36 40 Left 2
|
||||
SYMATTR InstName L2
|
||||
SYMATTR Value 1m
|
||||
SYMATTR Type ind
|
||||
SYMATTR SpiceLine Rser=0.01
|
||||
SYMBOL cap -384 112 R0
|
||||
SYMATTR InstName C1
|
||||
SYMATTR Value 4.7ľ
|
||||
SYMBOL ind -352 96 R180
|
||||
WINDOW 0 36 80 Left 2
|
||||
WINDOW 3 36 40 Left 2
|
||||
SYMATTR InstName L3
|
||||
SYMATTR Value 2mH
|
||||
SYMBOL cap -48 112 R0
|
||||
SYMATTR InstName C2
|
||||
SYMATTR Value 4.7ľ
|
||||
SYMBOL sw -1184 -144 R0
|
||||
SYMATTR InstName S1
|
||||
SYMBOL sw -912 -144 R0
|
||||
SYMATTR InstName S2
|
||||
SYMBOL sw -1184 48 R0
|
||||
SYMATTR InstName S3
|
||||
SYMBOL sw -912 48 R0
|
||||
SYMATTR InstName S4
|
||||
SYMBOL voltage -1584 -64 R0
|
||||
WINDOW 123 0 0 Left 0
|
||||
WINDOW 39 0 0 Left 0
|
||||
SYMATTR InstName V2
|
||||
SYMATTR Value 100
|
||||
SYMBOL voltage -2064 0 R0
|
||||
WINDOW 123 0 0 Left 0
|
||||
WINDOW 39 0 0 Left 0
|
||||
SYMATTR InstName V1
|
||||
SYMATTR Value PULSE(1 -1 0 31.25u 31.25u 0 62.5u)
|
||||
SYMBOL voltage -2272 0 R0
|
||||
WINDOW 123 0 0 Left 0
|
||||
WINDOW 39 0 0 Left 0
|
||||
SYMATTR InstName V3
|
||||
SYMATTR Value SINE(0 1 50 0 0 90)
|
||||
SYMBOL res 80 96 R0
|
||||
SYMATTR InstName R1
|
||||
SYMATTR Value 10
|
||||
TEXT -200 96 Bottom 2 !K1 L1 L2 1
|
||||
TEXT -616 -88 Left 2 !.param VDC 5
|
||||
TEXT -640 280 Left 2 !.tran 0 1 0 1u uic
|
||||
TEXT -1336 -256 Left 2 !.model SW SW(Ron=.01 Roff=1Meg Vt=0 Vh=5m)
|
Loading…
Reference in a new issue