added architecture documentation

This commit is contained in:
uhi22 2022-10-23 18:05:34 +02:00
parent 09d24e4ed7
commit a2ba187cfb
3 changed files with 54 additions and 0 deletions

1
.gitignore vendored
View file

@ -1 +1,2 @@
/__pycache__/
/doc/*.jar

BIN
doc/pyPlc_architecture.png Normal file

Binary file not shown.

After

Width:  |  Height:  |  Size: 42 KiB

View file

@ -0,0 +1,53 @@
@startuml
package "pyPLC" {
package "pyPlcIPv6" {
[miniIPv6]
[pyPlcUdp]
[pyPlcSDP]
[pyPlcTcpExiSniff]
[pyPlcV2GEXI]
}
package "pyPlcHomeplug" {
[dispatcher]
[SLAC]
}
[xmlProcessing]
}
[ControlPilotLine]
[HomeplugAdaptor]
[pcap DLL] as pcap
[wireshark]
[FlUxIuS/V2Gdecoder] as dec
package "WindowsOS or Linux" {
[OS_Ethernet]
[OS_IPv6]
[OS_TCP]
[OS_ICMP]
}
[ControlPilotLine] <-up-> [HomeplugAdaptor]
[HomeplugAdaptor] <-up-> [OS_Ethernet]
[OS_Ethernet] <-up-> [pcap]
[OS_Ethernet] <-up-> [OS_IPv6]
[OS_Ethernet] <-up-> [OS_ICMP]
[OS_IPv6] <-up-> [OS_TCP]
[pcap] <-up-> [pcap-ct]
[pcap] -up-> [wireshark]
[pcap-ct] <-up-> [dispatcher]
[dispatcher] <-up-> [SLAC]
[dispatcher] <-up-> [miniIPv6]
[miniIPv6] <-up-> [pyPlcUdp]
[miniIPv6] -up-> [pyPlcTcpExiSniff]
[pyPlcUdp] <-up-> [pyPlcSDP]
[OS_TCP] <-up-> [pyPlcV2GEXI]
[pyPlcV2GEXI] -r-> [dec]
[pyPlcTcpExiSniff] -r-> [dec]
[dec] -l-> [xmlProcessing]
@enduml